OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [synthesis/] [synopsys/] [read.tcl] - Rev 182

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
175 Update hardware breakpoint unit with the followings:
- fixed hardware breakpoint bug with CALL instructions.
- modified data read watchpoint behavior to also trigger with read/modify/write instructions.
- removed unused ports.
olivier.girard 4429d 09h /openmsp430/trunk/core/synthesis/synopsys/read.tcl
134 Add full ASIC support (low-power modes, DFT, ...).
Improved serial debug interface reliability.
olivier.girard 4743d 10h /openmsp430/trunk/core/synthesis/synopsys/read.tcl
111 Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.
olivier.girard 5050d 09h /openmsp430/trunk/core/synthesis/synopsys/read.tcl
56 Update Design Compiler Synthesis scripts. olivier.girard 5527d 14h /openmsp430/trunk/core/synthesis/synopsys/read.tcl
2 Upload complete openMSP430 project to the SVN repository olivier.girard 5739d 09h /openmsp430/trunk/core/synthesis/synopsys/read.tcl

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.