OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [branches/] [or1200_rel3/] [doc/] [openrisc1200_spec.odt] - Rev 795

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
795 Created or1200_rel3 branch from rev 794 olof 4423d 00h /openrisc/branches/or1200_rel3/doc/openrisc1200_spec.odt
645 or1200: Specification document source now in asciidoc format. ODT and MS Word format documents deprecated, PDF regenerated julius 4657d 22h /openrisc/branches/or1200_rel3/doc/openrisc1200_spec.odt
481 OR1200 Update. RTL and spec. julius 4883d 15h /openrisc/branches/or1200_rel3/doc/openrisc1200_spec.odt
401 Fixing find first one (ff1) and find last one (fl1) support in OR1200.

Updated documentation, adding missing l.ff1 and l.fl1 opcodes to supported
instructions table.
julius 4962d 04h /openrisc/branches/or1200_rel3/doc/openrisc1200_spec.odt
364 OR1200 passes verilator lint. Mainly fixes to widths, and all case statements
altered to casez and Xs changed to ?s.

OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20
last checkin)

OR1200 spec updated to version 0.9, various updates.

OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.
julius 5012d 00h /openrisc/branches/or1200_rel3/doc/openrisc1200_spec.odt
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5024d 19h /openrisc/branches/or1200_rel3/doc/openrisc1200_spec.odt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.