OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc1/] [doc/] [or1ksim.texi] - Rev 105

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
105 Tagging the 0.4.0rc1 candidate release of Or1ksim jeremybennett 5135d 08h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/doc/or1ksim.texi
104 Candidate release 0.4.0rc4 jeremybennett 5135d 08h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/doc/or1ksim.texi
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5144d 02h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/doc/or1ksim.texi
100 Single precision FPU stuff for or1ksim julius 5144d 04h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/doc/or1ksim.texi
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5150d 04h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/doc/or1ksim.texi
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5171d 01h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/doc/or1ksim.texi
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5179d 00h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/doc/or1ksim.texi
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5509d 10h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/doc/or1ksim.texi

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.