OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc2/] [debug/] [jtag.c] - Rev 128

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
128 Tagging the 0.4.0rc2 candidate release of Or1ksim jeremybennett 5121d 17h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/debug/jtag.c
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5149d 17h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/debug/jtag.c
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5163d 23h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/debug/jtag.c
96 Various changes which had not been picked up in earlier commits. jeremybennett 5165d 00h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/debug/jtag.c
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.
jeremybennett 5178d 14h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/debug/jtag.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.