OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc1/] [peripheral/] [mc-defines.h] - Rev 403

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
347 Tagging the 0.5.0rc1 candidate release of Or1ksim. jeremybennett 5034d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/peripheral/mc-defines.h
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5124d 16h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/peripheral/mc-defines.h
110 or1ksim make check should work without a libc in the or32-elf tools julius 5125d 17h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/peripheral/mc-defines.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.