OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] [peripheral/] [mc.h] - Rev 509

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
509 Tagging the 0.5.0rc3 release of Or1ksim jeremybennett 4809d 13h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/peripheral/mc.h
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5112d 04h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/peripheral/mc.h
110 or1ksim make check should work without a libc in the or32-elf tools julius 5113d 06h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/peripheral/mc.h
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.
jeremybennett 5162d 04h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/peripheral/mc.h
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5492d 14h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/peripheral/mc.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.