OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] [sim-config.h] - Rev 587

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
509 Tagging the 0.5.0rc3 release of Or1ksim jeremybennett 4831d 13h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/sim-config.h
472 Various changes which improve the quality of the tracing. jeremybennett 4916d 15h /openrisc/trunk/or1ksim/sim-config.h
432 Updates to handle interrupts correctly. jeremybennett 4965d 08h /openrisc/trunk/or1ksim/sim-config.h
235 Removed support for old OpenRISC JTAG Remote Protocol. jeremybennett 5078d 11h /openrisc/trunk/or1ksim/sim-config.h
224 Add new library functions and modify existing ones. Change the parameter type enumarations to upper case. New (simplified and corrected) config file parsing. No include files or default sim.cfg. jeremybennett 5083d 12h /openrisc/trunk/or1ksim/sim-config.h
220 Updated library interface to take a full command line (this will break all old code). Added -q/--quiet and --report-memory-errors flags to command line. Fixed all tests to match this. jeremybennett 5090d 04h /openrisc/trunk/or1ksim/sim-config.h
202 Adding executed log in binary format capability to or1ksim julius 5096d 08h /openrisc/trunk/or1ksim/sim-config.h
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5113d 09h /openrisc/trunk/or1ksim/sim-config.h
100 Single precision FPU stuff for or1ksim julius 5149d 09h /openrisc/trunk/or1ksim/sim-config.h
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5155d 08h /openrisc/trunk/or1ksim/sim-config.h
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5176d 06h /openrisc/trunk/or1ksim/sim-config.h
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5184d 05h /openrisc/trunk/or1ksim/sim-config.h
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5514d 14h /openrisc/trunk/or1ksim/sim-config.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.