OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] [testsuite/] [test-code-or1k/] [mc-sync/] [mc-sync.c] - Rev 757

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
509 Tagging the 0.5.0rc3 release of Or1ksim jeremybennett 4834d 17h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/testsuite/test-code-or1k/mc-sync/mc-sync.c
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5137d 09h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/testsuite/test-code-or1k/mc-sync/mc-sync.c
110 or1ksim make check should work without a libc in the or32-elf tools julius 5138d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/testsuite/test-code-or1k/mc-sync/mc-sync.c
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5186d 10h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/testsuite/test-code-or1k/mc-sync/mc-sync.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.