OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.1rc1/] [autom4te.cache/] [output.0] - Rev 511

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
511 Tagging the 0.5.1rc1 release of Or1ksim jeremybennett 4810d 12h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.0
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4913d 07h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.0
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4930d 02h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.0
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4939d 22h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.0
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4950d 03h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.0
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4958d 11h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.0
233 New softfloat FPU and testfloat sw for or1ksim julius 5058d 23h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.0
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5062d 05h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.0
202 Adding executed log in binary format capability to or1ksim julius 5075d 08h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.0
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5281d 07h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.0
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5493d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.