OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.1rc1/] [autom4te.cache/] [output.1] - Rev 511

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
511 Tagging the 0.5.1rc1 release of Or1ksim jeremybennett 4818d 06h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.1
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4921d 01h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.1
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4947d 16h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.1
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4957d 21h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.1
233 New softfloat FPU and testfloat sw for or1ksim julius 5066d 17h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.1
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5069d 23h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.1
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5289d 01h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.1
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5501d 08h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/autom4te.cache/output.1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.