OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [boards/] [or32-linux-sim.exp] - Rev 547

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
524 Various tidy ups to GDB and updates to the simulation boards for the latest GCC. jeremybennett 5060d 00h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
522 Miscellaneous tidy ups. jeremybennett 5062d 07h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
490 Updates to fix spurious test failures and register scheduling. jeremybennett 5117d 22h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
473 Fix typos in tool chain build script. Add build script for BusyBox/uClibc/Linux. Delete obsolete scripts, improve board description for test, add -pthread flag to GCC for Linux. jeremybennett 5152d 07h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 5176d 18h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.