OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [boards/] [or32-linux-sim.exp] - Rev 616

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
565 Fixes to gdbserver, updated tests for newlib. jeremybennett 4898d 20h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
555 A number of improvements to help matching of stages and handling of timeouts. jeremybennett 4912d 21h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
554 Bug fix. jeremybennett 4913d 19h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
553 Updated test scripts that are more robust in the face of unreliable telnet. Improved scripts for checking results and searching for Linux sessions on a network. jeremybennett 4913d 20h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
548 New scripts for testing, documentation of testing, fixes to DejaGnu test scripts and updates to scripts. jeremybennett 4916d 02h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
524 Various tidy ups to GDB and updates to the simulation boards for the latest GCC. jeremybennett 4964d 22h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
522 Miscellaneous tidy ups. jeremybennett 4967d 05h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
490 Updates to fix spurious test failures and register scheduling. jeremybennett 5022d 20h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
473 Fix typos in tool chain build script. Add build script for BusyBox/uClibc/Linux. Delete obsolete scripts, improve board description for test, add -pthread flag to GCC for Linux. jeremybennett 5057d 05h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 5081d 15h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.