OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [or32/] [or32.h] - Rev 424

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
402 Further updates to the compiler jeremybennett 5202d 14h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.h
399 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 5202d 17h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.h
333 Fix the default option (to use -mhard-mul). Update the documentation for
OpenRISC.
jeremybennett 5259d 11h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.h
332 Provide support for nested functions. Tidy up board specification.

* config/or32/or32-protos.c <or32_trampoline_code_size>: Added.
* config/or32/or32.c <OR32_MOVHI, OR32_ORI, OR32_LWZ, OR32_JR>:
New macros added.
(or32_emit_mode, or32_emit_binary, or32_force_binary)
(or32_trampoline_code_size, or32_trampoline_init): Created.
(or32_output_bf): Tabbing fixed.
<TARGET_TRAMPOLINE_INIT>: Definition added.
* config/or32/or32.h <STATIC_CHAIN_REGNUM>: Uses R11.
<TRAMPOLINE_SIZE>: redefined.
<TRAMPOLINE_ENVIRONMENT>: Added definition.
jeremybennett 5260d 11h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.h
282 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5261d 13h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.h

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.