OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_amultp2_32x32.v] - Rev 708

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
358 OR1200's reset now configurable as active high or active low. Thanks to patch
from OpenCores contributor Kuoping.

Updated OR1200 in ORPSoCv2 and OR1200 project.
julius 5219d 09h /openrisc/trunk/or1200/rtl/verilog/or1200_amultp2_32x32.v
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5229d 18h /openrisc/trunk/or1200/rtl/verilog/or1200_amultp2_32x32.v
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5280d 03h /openrisc/trunk/or1200/rtl/verilog/or1200_amultp2_32x32.v
141 added OpenRISC version rel3 marcus.erlandsson 5291d 06h /openrisc/trunk/or1200/rtl/verilog/or1200_amultp2_32x32.v
10 or1200 added from or1k subversion repository unneback 5692d 10h /openrisc/trunk/or1200/rtl/verilog/or1200_amultp2_32x32.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.