OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Rev 651

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
625 Fixed configuration to work with GCC 4.6, added -Werror to avoid GCC 4.6 warning as a temporary fix. Added pic.cfg to EXTRA_DIST. Made tests build with SILENT_RULES if available. jeremybennett 4960d 11h /openrisc/trunk/or1ksim/ChangeLog
561 or1ksim - timer module, spr-defs.h re-bugfix julius 5024d 10h /openrisc/trunk/or1ksim/ChangeLog
556 or1ksim - added performance counters unit and test for it. julius 5030d 03h /openrisc/trunk/or1ksim/ChangeLog
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 5031d 12h /openrisc/trunk/or1ksim/ChangeLog
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 5058d 08h /openrisc/trunk/or1ksim/ChangeLog
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 5069d 04h /openrisc/trunk/or1ksim/ChangeLog
510 Updates for release 0.5.1rc1. jeremybennett 5089d 12h /openrisc/trunk/or1ksim/ChangeLog
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 5090d 12h /openrisc/trunk/or1ksim/ChangeLog
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 5132d 05h /openrisc/trunk/or1ksim/ChangeLog
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 5155d 13h /openrisc/trunk/or1ksim/ChangeLog
472 Various changes which improve the quality of the tracing. jeremybennett 5174d 14h /openrisc/trunk/or1ksim/ChangeLog
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 5182d 13h /openrisc/trunk/or1ksim/ChangeLog
458 or1ksim testsuite updates julius 5183d 17h /openrisc/trunk/or1ksim/ChangeLog
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5192d 07h /openrisc/trunk/or1ksim/ChangeLog
451 More tidying up. jeremybennett 5203d 03h /openrisc/trunk/or1ksim/ChangeLog
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 5203d 07h /openrisc/trunk/or1ksim/ChangeLog
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5209d 02h /openrisc/trunk/or1ksim/ChangeLog
440 Updated documentation to describe new Ethernet usage. jeremybennett 5210d 03h /openrisc/trunk/or1ksim/ChangeLog
437 Or1ksim - ethernet peripheral update, working much better. julius 5217d 22h /openrisc/trunk/or1ksim/ChangeLog
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5218d 22h /openrisc/trunk/or1ksim/ChangeLog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.