OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [NEWS] - Rev 304

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
224 Add new library functions and modify existing ones. Change the parameter type enumarations to upper case. New (simplified and corrected) config file parsing. No include files or default sim.cfg. jeremybennett 5261d 06h /openrisc/trunk/or1ksim/NEWS
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5291d 02h /openrisc/trunk/or1ksim/NEWS
134 Updates for stable release 0.4.0 jeremybennett 5299d 06h /openrisc/trunk/or1ksim/NEWS
127 New config option to allow l.xori with unsigned operand. jeremybennett 5305d 02h /openrisc/trunk/or1ksim/NEWS
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5305d 22h /openrisc/trunk/or1ksim/NEWS
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5306d 02h /openrisc/trunk/or1ksim/NEWS
122 Added l.ror and l.rori with associated tests. jeremybennett 5306d 22h /openrisc/trunk/or1ksim/NEWS
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5306d 23h /openrisc/trunk/or1ksim/NEWS
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5307d 20h /openrisc/trunk/or1ksim/NEWS
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5309d 23h /openrisc/trunk/or1ksim/NEWS
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5310d 23h /openrisc/trunk/or1ksim/NEWS
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5311d 00h /openrisc/trunk/or1ksim/NEWS
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5314d 23h /openrisc/trunk/or1ksim/NEWS
104 Candidate release 0.4.0rc4 jeremybennett 5318d 06h /openrisc/trunk/or1ksim/NEWS
89 Tidy up for latest bug fixes. jeremybennett 5361d 06h /openrisc/trunk/or1ksim/NEWS
88 Fix to bug 1710. jeremybennett 5361d 06h /openrisc/trunk/or1ksim/NEWS
86 Bug 1723 fixed (PS2 keyboard error message clarification). jeremybennett 5361d 07h /openrisc/trunk/or1ksim/NEWS
85 Bug 1773 (RSP usage with ELF image preloaded) fixed. jeremybennett 5361d 07h /openrisc/trunk/or1ksim/NEWS
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5692d 08h /openrisc/trunk/or1ksim/NEWS

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.