OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [autom4te.cache/] [output.0] - Rev 509

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5113d 05h /openrisc/trunk/or1ksim/autom4te.cache/output.0
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5130d 00h /openrisc/trunk/or1ksim/autom4te.cache/output.0
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5139d 20h /openrisc/trunk/or1ksim/autom4te.cache/output.0
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5150d 01h /openrisc/trunk/or1ksim/autom4te.cache/output.0
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 5158d 09h /openrisc/trunk/or1ksim/autom4te.cache/output.0
233 New softfloat FPU and testfloat sw for or1ksim julius 5258d 22h /openrisc/trunk/or1ksim/autom4te.cache/output.0
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5262d 03h /openrisc/trunk/or1ksim/autom4te.cache/output.0
202 Adding executed log in binary format capability to or1ksim julius 5275d 06h /openrisc/trunk/or1ksim/autom4te.cache/output.0
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5481d 05h /openrisc/trunk/or1ksim/autom4te.cache/output.0
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5693d 12h /openrisc/trunk/or1ksim/autom4te.cache/output.0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.