OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [autom4te.cache/] [output.1] - Rev 477

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5067d 12h /openrisc/trunk/or1ksim/autom4te.cache/output.1
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5094d 02h /openrisc/trunk/or1ksim/autom4te.cache/output.1
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5104d 08h /openrisc/trunk/or1ksim/autom4te.cache/output.1
233 New softfloat FPU and testfloat sw for or1ksim julius 5213d 04h /openrisc/trunk/or1ksim/autom4te.cache/output.1
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5216d 09h /openrisc/trunk/or1ksim/autom4te.cache/output.1
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5435d 11h /openrisc/trunk/or1ksim/autom4te.cache/output.1
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5647d 18h /openrisc/trunk/or1ksim/autom4te.cache/output.1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.