OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [autom4te.cache/] [requests] - Rev 580

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4914d 10h /openrisc/trunk/or1ksim/autom4te.cache/requests
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5092d 00h /openrisc/trunk/or1ksim/autom4te.cache/requests
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5101d 20h /openrisc/trunk/or1ksim/autom4te.cache/requests
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5224d 03h /openrisc/trunk/or1ksim/autom4te.cache/requests
202 Adding executed log in binary format capability to or1ksim julius 5237d 06h /openrisc/trunk/or1ksim/autom4te.cache/requests
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5443d 05h /openrisc/trunk/or1ksim/autom4te.cache/requests
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5655d 12h /openrisc/trunk/or1ksim/autom4te.cache/requests

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.