OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [autom4te.cache/] [traces.0] - Rev 611

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
556 or1ksim - added performance counters unit and test for it. julius 4909d 15h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4910d 23h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4937d 19h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5071d 19h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5088d 13h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5098d 09h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5108d 14h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 5116d 22h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
233 New softfloat FPU and testfloat sw for or1ksim julius 5217d 11h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5220d 16h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
202 Adding executed log in binary format capability to or1ksim julius 5233d 19h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5439d 18h /openrisc/trunk/or1ksim/autom4te.cache/traces.0
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5652d 01h /openrisc/trunk/or1ksim/autom4te.cache/traces.0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.