OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [configure] - Rev 164

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5278d 17h /openrisc/trunk/or1ksim/configure
134 Updates for stable release 0.4.0 jeremybennett 5286d 21h /openrisc/trunk/or1ksim/configure
127 New config option to allow l.xori with unsigned operand. jeremybennett 5292d 17h /openrisc/trunk/or1ksim/configure
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5293d 13h /openrisc/trunk/or1ksim/configure
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5293d 17h /openrisc/trunk/or1ksim/configure
122 Added l.ror and l.rori with associated tests. jeremybennett 5294d 13h /openrisc/trunk/or1ksim/configure
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5294d 14h /openrisc/trunk/or1ksim/configure
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5295d 11h /openrisc/trunk/or1ksim/configure
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5297d 14h /openrisc/trunk/or1ksim/configure
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5298d 14h /openrisc/trunk/or1ksim/configure
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5299d 13h /openrisc/trunk/or1ksim/configure
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5302d 14h /openrisc/trunk/or1ksim/configure
104 Candidate release 0.4.0rc4 jeremybennett 5305d 21h /openrisc/trunk/or1ksim/configure
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5314d 15h /openrisc/trunk/or1ksim/configure
99 Bug in test evaluation for library fixed. jeremybennett 5319d 15h /openrisc/trunk/or1ksim/configure
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5320d 17h /openrisc/trunk/or1ksim/configure
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5334d 23h /openrisc/trunk/or1ksim/configure
96 Various changes which had not been picked up in earlier commits. jeremybennett 5336d 00h /openrisc/trunk/or1ksim/configure
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5341d 14h /openrisc/trunk/or1ksim/configure
91 Tidy up of some obsolete configuration code. jeremybennett 5348d 13h /openrisc/trunk/or1ksim/configure

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.