OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [Makefile.in] - Rev 227

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5230d 09h /openrisc/trunk/or1ksim/cpu/Makefile.in
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5276d 09h /openrisc/trunk/or1ksim/cpu/Makefile.in
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5277d 06h /openrisc/trunk/or1ksim/cpu/Makefile.in
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5296d 11h /openrisc/trunk/or1ksim/cpu/Makefile.in
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5302d 12h /openrisc/trunk/or1ksim/cpu/Makefile.in
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5316d 18h /openrisc/trunk/or1ksim/cpu/Makefile.in
96 Various changes which had not been picked up in earlier commits. jeremybennett 5317d 20h /openrisc/trunk/or1ksim/cpu/Makefile.in
91 Tidy up of some obsolete configuration code. jeremybennett 5330d 09h /openrisc/trunk/or1ksim/cpu/Makefile.in
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5330d 10h /openrisc/trunk/or1ksim/cpu/Makefile.in
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5331d 09h /openrisc/trunk/or1ksim/cpu/Makefile.in
80 Add missing configuration files to SVN. jeremybennett 5331d 13h /openrisc/trunk/or1ksim/cpu/Makefile.in

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.