OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] [generate.c] - Rev 107

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 Candidate release 0.4.0rc4 jeremybennett 5291d 02h /openrisc/trunk/or1ksim/cpu/or32/generate.c
100 Single precision FPU stuff for or1ksim julius 5299d 22h /openrisc/trunk/or1ksim/cpu/or32/generate.c
96 Various changes which had not been picked up in earlier commits. jeremybennett 5321d 05h /openrisc/trunk/or1ksim/cpu/or32/generate.c
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.
jeremybennett 5334d 18h /openrisc/trunk/or1ksim/cpu/or32/generate.c
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5665d 04h /openrisc/trunk/or1ksim/cpu/or32/generate.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.