OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] [or1ksim.info] - Rev 142

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
134 Updates for stable release 0.4.0 jeremybennett 5272d 05h /openrisc/trunk/or1ksim/doc/or1ksim.info
127 New config option to allow l.xori with unsigned operand. jeremybennett 5278d 01h /openrisc/trunk/or1ksim/doc/or1ksim.info
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5278d 21h /openrisc/trunk/or1ksim/doc/or1ksim.info
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5279d 01h /openrisc/trunk/or1ksim/doc/or1ksim.info
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5279d 21h /openrisc/trunk/or1ksim/doc/or1ksim.info
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5280d 18h /openrisc/trunk/or1ksim/doc/or1ksim.info
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5282d 21h /openrisc/trunk/or1ksim/doc/or1ksim.info
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5284d 21h /openrisc/trunk/or1ksim/doc/or1ksim.info
110 or1ksim make check should work without a libc in the or32-elf tools julius 5285d 22h /openrisc/trunk/or1ksim/doc/or1ksim.info
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5287d 22h /openrisc/trunk/or1ksim/doc/or1ksim.info
104 Candidate release 0.4.0rc4 jeremybennett 5291d 05h /openrisc/trunk/or1ksim/doc/or1ksim.info
100 Single precision FPU stuff for or1ksim julius 5300d 01h /openrisc/trunk/or1ksim/doc/or1ksim.info
99 Bug in test evaluation for library fixed. jeremybennett 5304d 23h /openrisc/trunk/or1ksim/doc/or1ksim.info
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5306d 00h /openrisc/trunk/or1ksim/doc/or1ksim.info
96 Various changes which had not been picked up in earlier commits. jeremybennett 5321d 08h /openrisc/trunk/or1ksim/doc/or1ksim.info
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5326d 22h /openrisc/trunk/or1ksim/doc/or1ksim.info
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5333d 22h /openrisc/trunk/or1ksim/doc/or1ksim.info
85 Bug 1773 (RSP usage with ELF image preloaded) fixed. jeremybennett 5334d 06h /openrisc/trunk/or1ksim/doc/or1ksim.info
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5334d 21h /openrisc/trunk/or1ksim/doc/or1ksim.info
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5665d 06h /openrisc/trunk/or1ksim/doc/or1ksim.info

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.