OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [or1ksim.tests/] [inst-set-test.exp] - Rev 457

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5276d 16h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5276d 20h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp
122 Added l.ror and l.rori with associated tests. jeremybennett 5277d 16h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5277d 16h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5278d 13h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5280d 16h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5281d 16h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5281d 17h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5282d 16h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5285d 17h /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/inst-set-test.exp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.