OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [inst-set-test/] [is-add-test.S] - Rev 352

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5308d 10h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-add-test.S
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5310d 13h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-add-test.S
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5311d 13h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-add-test.S
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5311d 14h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-add-test.S
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5312d 13h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/is-add-test.S

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.