OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [src/] [Or1200MonitorSC.cpp] - Rev 697

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 5074d 08h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.		 julius 5112d 15h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.		 julius 5143d 01h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
354 Fixed ORPSoCv2 Dhrystone test, rewrote timer interrut

* sw/support/crt0.S: Tick timer interrupt to increment variable
now in place instead of calling customisable
interrupt vector handler

Changed all system frequencies in design to 50MHz.		 julius 5194d 21h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
353 OR1200 RTL and ORPSoCv2 update, fixing Verilator build capability.
* or1200/rtl/verilog/or1200_sprs.v: Verilator public and access comments
* orpsocv2/rtl/verilog/components/or1200/or1200_sprs.v: ""
* or1200/rtl/verilog/or1200_ctrl.v: Verilator public and access comments
* orpsocv2/rtl/verilog/components/or1200/or1200_ctrl.v: ""
* or1200/rtl/verilog/or1200_except.v: Verilator public and access comments
* orpsocv2/rtl/verilog/components/or1200/or1200_except.v: ""
* orpsocv2/rtl/verilog/components/wb_ram_b3/wb_ram_b3.v: Some
Verilator related Lint issues fixed.

ORPSoCv2: Removed bus arbiter snooping functions from OrpsocAccess and
updated RAM model hooks for new RAM.
* orpsocv2/bench/sysc/include/Or1200MonitorSC.h: Remove arbiter snooping
* orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp: ""
* orpsocv2/bench/sysc/include/OrpsocAccess.h: Remove arbiter snooping,
change include and classes for new RAM model.
* orpsocv2/bench/sysc/src/OrpsocAccess.cpp: ""

or_debug_proxy - fixing sleep and Windows make issues:
* or_debug_proxy/src/gdb.c: Removed all sleep - still to be fixed properly
* or_debug_proxy/Makefile: Remove VPI file when building on Cygwin (deprecated)

ORPmon play around, various changes to low level files.		 julius 5194d 23h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
66 Fixed the simulator-assisted printf l.nop in cycle accurate, and supporting software. julius 5419d 04h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
64 Trying to fix the system c model jtagsc.h checkout problem, also removed dependency generation in the system c modules makefile. julius 5426d 05h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
63 Finally adding RSP server to cycle accurate model, based on work by Jeremey Bennett but slightly modified for the debug unit we use. Adding binary logging file mode to cycle accurate model which allows smaller and quicker execution logging, along with binary log reader in sw/utils. Adding cycle accurate wishbone bus transaction log generation. still some bugs in CA model for some reason where it skips cycles when logging either execution or bus transactions. Changing or1200 du allowing hardware watchpoints on data load and stores. julius 5436d 03h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5483d 02h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5522d 03h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5522d 23h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5537d 01h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5555d 19h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5607d 05h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
6 Checking in ORPSoCv2 julius 5669d 18h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.