OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [src/] [Or1200MonitorSC.cpp] - Rev 70

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
66 Fixed the simulator-assisted printf l.nop in cycle accurate, and supporting software. julius 5422d 01h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
64 Trying to fix the system c model jtagsc.h checkout problem, also removed dependency generation in the system c modules makefile. julius 5429d 02h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
63 Finally adding RSP server to cycle accurate model, based on work by Jeremey Bennett but slightly modified for the debug unit we use. Adding binary logging file mode to cycle accurate model which allows smaller and quicker execution logging, along with binary log reader in sw/utils. Adding cycle accurate wishbone bus transaction log generation. still some bugs in CA model for some reason where it skips cycles when logging either execution or bus transactions. Changing or1200 du allowing hardware watchpoints on data load and stores. julius 5438d 23h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5485d 23h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5524d 23h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5525d 19h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5539d 22h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5558d 15h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5610d 02h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp
6 Checking in ORPSoCv2 julius 5672d 14h /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.