URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [verilog/] [uart_decoder.v] - Rev 597

Rev	Log message	Author	Age	Path
354	Fixed ORPSoCv2 Dhrystone test, rewrote timer interrut * sw/support/crt0.S: Tick timer interrupt to increment variable now in place instead of calling customisable interrupt vector handler Changed all system frequencies in design to 50MHz.	julius	5180d 08h	/openrisc/trunk/orpsocv2/bench/verilog/uart_decoder.v
65	ORPSoCv2 update: or1200_defines DVRDCR value, verilog testbench uart decoder fix	julius	5408d 21h	/openrisc/trunk/orpsocv2/bench/verilog/uart_decoder.v
6	Checking in ORPSoCv2	julius	5655d 04h	/openrisc/trunk/orpsocv2/bench/verilog/uart_decoder.v