OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [verilog/] [vpi/] [c/] [jp_vpi.c] - Rev 678

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.
julius 5156d 23h /openrisc/trunk/orpsocv2/bench/verilog/vpi/c/jp_vpi.c
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5585d 04h /openrisc/trunk/orpsocv2/bench/verilog/vpi/c/jp_vpi.c
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5665d 03h /openrisc/trunk/orpsocv2/bench/verilog/vpi/c/jp_vpi.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.