OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [verilog/] [vpi/] [verilog/] [vpi_debug_defines.v] - Rev 133

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5577d 19h /openrisc/trunk/orpsocv2/bench/verilog/vpi/verilog/vpi_debug_defines.v
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5657d 19h /openrisc/trunk/orpsocv2/bench/verilog/vpi/verilog/vpi_debug_defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.