OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [backend/] [par/] [bin/] [Makefile] - Rev 638

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
638 orpsoc: xilinx: use XILINX env variable

instead of rely on custom environment variables,
use the XILINX variable and instruct the user how to
source the scripts that set it.

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>		 stekern 4676d 11h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/backend/par/bin/Makefile
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.		 julius 4754d 16h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/backend/par/bin/Makefile
542 ORPSoC scripts cleanup. Now centralised.

Documentation updated for ml501's SPI programming, noting issues with ISE12.		 julius 4777d 19h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/backend/par/bin/Makefile
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE		 julius 4801d 05h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/backend/par/bin/Makefile
479 ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting. julius 4900d 09h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/backend/par/bin/Makefile
478 ORPSoC update - ml501 or1200 cache configuration set to maximum, some cleanups. julius 4902d 01h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/backend/par/bin/Makefile
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 4934d 20h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/backend/par/bin/Makefile
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.		 julius 4970d 00h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/backend/par/bin/Makefile
67 New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory julius 5235d 06h /Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.