URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [bench/] [verilog/] [include/] [synthesis-defines.v] - Rev 834

Rev	Log message	Author	Age	Path
412	ORPSoC update - Rearranged Xilinx ML501, simulations working again.	julius	5144d 00h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/bench/verilog/include/synthesis-defines.v