URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [sim/] [bin/] [Makefile] - Rev 354

Rev	Log message	Author	Age	Path
71	ORPSoC board builds, adding readmes	julius	5379d 06h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/sim/bin/Makefile
69	ORPSoC xilinx ml501 board update - added ethernet eupport and software test	julius	5383d 11h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/sim/bin/Makefile
67	New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory	julius	5386d 06h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/sim/bin/Makefile