OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [dbg_if/] [dbg_wb.v] - Rev 486

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.
julius 5276d 08h /openrisc/trunk/orpsocv2/rtl/verilog/dbg_if/dbg_wb.v
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5277d 22h /openrisc/trunk/orpsocv2/rtl/verilog/dbg_if/dbg_wb.v
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5656d 06h /openrisc/trunk/orpsocv2/rtl/verilog/components/debug_if/dbg_wb.v
6 Checking in ORPSoCv2 julius 5754d 18h /openrisc/trunk/orpsocv2/rtl/verilog/components/debug_if/dbg_wb.v

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.