OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [ethmac/] [eth_register.v] - Rev 630

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
570 Fix white space in ethmac headers olof 4867d 13h /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_register.v
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 5124d 18h /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_register.v
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5126d 12h /openrisc/trunk/orpsocv2/rtl/verilog/eth/eth_register.v
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5178d 14h /openrisc/trunk/orpsocv2/rtl/verilog/eth/eth_register.v
6 Checking in ORPSoCv2 julius 5655d 10h /openrisc/trunk/orpsocv2/rtl/verilog/components/ethernet/eth_register.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.