OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [include/] [ethmac_defines.v] - Rev 433

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 5117d 05h /openrisc/trunk/orpsocv2/rtl/verilog/include/ethmac_defines.v
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5117d 17h /openrisc/trunk/orpsocv2/rtl/verilog/include/eth_defines.v
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5118d 23h /openrisc/trunk/orpsocv2/rtl/verilog/include/eth_defines.v
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5171d 00h /openrisc/trunk/orpsocv2/rtl/verilog/include/eth_defines.v
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5515d 04h /eth_defines.v
6 Checking in ORPSoCv2 julius 5647d 20h /eth_defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.