OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [include/] [orpsoc-defines.v] - Rev 584

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
506 ORPSoC or1200 interrupt and syscall generation test julius 5018d 12h /openrisc/trunk/orpsocv2/rtl/verilog/include/orpsoc-defines.v
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.		 julius 5161d 12h /openrisc/trunk/orpsocv2/rtl/verilog/include/orpsoc-defines.v
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5168d 07h /openrisc/trunk/orpsocv2/rtl/verilog/include/orpsoc-defines.v
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.		 julius 5170d 13h /openrisc/trunk/orpsocv2/rtl/verilog/include/orpsoc-defines.v
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.		 julius 5218d 19h /openrisc/trunk/orpsocv2/rtl/verilog/include/orpsoc-defines.v
361 OPRSoCv2 - adding things left out in last check-in julius 5220d 09h /openrisc/trunk/orpsocv2/rtl/verilog/include/orpsoc-defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.