URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_alu.v] - Rev 492

Rev	Log message	Author	Age	Path
435	ORPSoC updates OR1200 multiply/MAC/division unit update with serial multiply and divide options. Full divide not synthesizable yet. New software tests of multiply and divide functionality.	julius	5108d 04h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
403	ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly.	julius	5136d 09h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
363	ORPSoC's RTL code fixed to pass linting by Verilator. ORPSoC's debug interface disabled for now in both RTL and System C top level. Profiled building of cycle-accurate model now done correctly.	julius	5186d 20h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	5188d 10h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
350	Adding new OR1200 processor to ORPSoCv2	julius	5191d 14h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_alu.v