OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_alu.v] - Rev 751

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
672 ORPSoC: Fix Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled

OR1200 RTL fix and software test added.		 julius 4760d 20h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
619 ORPSoC OR1200 fix and regression test for bug 51.

signed-off Julius Baxter
reviewed by Stefan Kristiansson		 julius 4892d 21h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 5034d 00h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default		 julius 5037d 00h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 5038d 20h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.		 julius 5138d 18h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5166d 23h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.		 julius 5217d 11h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5219d 01h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v
350 Adding new OR1200 processor to ORPSoCv2 julius 5222d 05h /openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_alu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.