URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_dmmu_top.v] - Rev 486

Rev	Log message	Author	Age	Path
483	ORPSoC OR1200 update. Adding parity testbench and generic fault tolerance testing build.	julius	5054d 06h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v
363	ORPSoC's RTL code fixed to pass linting by Verilator. ORPSoC's debug interface disabled for now in both RTL and System C top level. Profiled building of cycle-accurate model now done correctly.	julius	5187d 23h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	5189d 13h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v
358	OR1200's reset now configurable as active high or active low. Thanks to patch from OpenCores contributor Kuoping. Updated OR1200 in ORPSoCv2 and OR1200 project.	julius	5189d 22h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_dmmu_top.v
350	Adding new OR1200 processor to ORPSoCv2	julius	5192d 17h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_dmmu_top.v