URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_fpu_pre_norm_addsub.v] - Rev 456

Rev	Log message	Author	Age	Path
364	OR1200 passes verilator lint. Mainly fixes to widths, and all case statements altered to casez and Xs changed to ?s. OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20 last checkin) OR1200 spec updated to version 0.9, various updates. OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.	julius	5187d 12h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	5189d 11h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v
350	Adding new OR1200 processor to ORPSoCv2	julius	5192d 16h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_fpu_pre_norm_addsub.v