URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_genpc.v] - Rev 492

Rev	Log message	Author	Age	Path
363	ORPSoC's RTL code fixed to pass linting by Verilator. ORPSoC's debug interface disabled for now in both RTL and System C top level. Profiled building of cycle-accurate model now done correctly.	julius	5190d 14h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_genpc.v
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	5192d 04h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_genpc.v
358	OR1200's reset now configurable as active high or active low. Thanks to patch from OpenCores contributor Kuoping. Updated OR1200 in ORPSoCv2 and OR1200 project.	julius	5192d 13h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_genpc.v
350	Adding new OR1200 processor to ORPSoCv2	julius	5195d 08h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_genpc.v