URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_ic_top.v] - Rev 616

Rev	Log message	Author	Age	Path
426	ORPSoC update Reverted back to previous OR1200 instruction cache. (...which...) Fixed or1200-except test failure on generic model. ML501 build not passing or1200-except test. Tried disabling burst on the bus (memory server doesn't support it yet) to no avail. To be continued...	julius	5116d 00h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v
415	ORPSoC - ML501 update, working again. Documentation update including information on ML501 build OR1200 updates to do with instruction cache tag signal when invalidate instruction used. Added ability to define address to pass to SPI flash when booting. Added SPI sw test for board which allows inspection of data in a flash.	julius	5124d 10h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	5183d 07h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v
350	Adding new OR1200 processor to ORPSoCv2	julius	5186d 11h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_ic_top.v