OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_mult_mac.v] - Rev 479

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.
julius 5102d 22h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.
julius 5181d 14h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5183d 04h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v
358 OR1200's reset now configurable as active high or active low. Thanks to patch
from OpenCores contributor Kuoping.

Updated OR1200 in ORPSoCv2 and OR1200 project.
julius 5183d 13h /openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_mult_mac.v
356 Added new simple MAC test to ORPSoC test suite:
* orpsocv2/sw/or1200asm/or1200asm-mac.S: Added

Fixed MAC pipeline issue in OR1200
* or1200/rtl/verilog/or1200_mult_mac.v: Made mac_op valid only once per insn.
* orpsocv2/rtl/verilog/components/or1200/or1200_mult_mac.v: ""

* orpsocv2/sw/dhry/dhry.c: Changed final output to be same as ORPmon version
* orpsocv2/sim/bin/Makefile: Added new MAC test to default tests
julius 5183d 22h /openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_mult_mac.v
350 Adding new OR1200 processor to ORPSoCv2 julius 5186d 08h /openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_mult_mac.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.