URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_reg2mem.v] - Rev 561

Rev	Log message	Author	Age	Path
363	ORPSoC's RTL code fixed to pass linting by Verilator. ORPSoC's debug interface disabled for now in both RTL and System C top level. Profiled building of cycle-accurate model now done correctly.	julius	5167d 22h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	5169d 12h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v
350	Adding new OR1200 processor to ORPSoCv2	julius	5172d 16h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_reg2mem.v