OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_rf.v] - Rev 791

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4988d 02h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_rf.v
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5173d 03h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_rf.v
358 OR1200's reset now configurable as active high or active low. Thanks to patch
from OpenCores contributor Kuoping.

Updated OR1200 in ORPSoCv2 and OR1200 project.
julius 5173d 11h /openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_rf.v
350 Adding new OR1200 processor to ORPSoCv2 julius 5176d 07h /openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_rf.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.