URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_rfram_generic.v] - Rev 703

Rev	Log message	Author	Age	Path
478	ORPSoC update - ml501 or1200 cache configuration set to maximum, some cleanups.	julius	5062d 06h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v
462	ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim. RAM models updated.	julius	5070d 13h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	5189d 02h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v
358	OR1200's reset now configurable as active high or active low. Thanks to patch from OpenCores contributor Kuoping. Updated OR1200 in ORPSoCv2 and OR1200 project.	julius	5189d 11h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_rfram_generic.v
350	Adding new OR1200 processor to ORPSoCv2	julius	5192d 06h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_rfram_generic.v