URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_top.v] - Rev 751

Rev	Log message	Author	Age	Path
679	Allow setting the boot address as an external parameter. If no parameter is used, the value from OR1200_BOOT_ADR will be used Signed-off-by: Olof Kindgren <olof@opencores.org> Acked-by: Julius Baxter <juliusbaxter@gmail.com>	olof	4682d 01h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_top.v
477	ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts. Changed cache sizes of both instruction and data cache of reference design to 4kB each.	julius	5092d 13h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_top.v
363	ORPSoC's RTL code fixed to pass linting by Verilator. ORPSoC's debug interface disabled for now in both RTL and System C top level. Profiled building of cycle-accurate model now done correctly.	julius	5217d 11h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_top.v
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	5219d 01h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_top.v
350	Adding new OR1200 processor to ORPSoCv2	julius	5222d 05h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_top.v