URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] [or1200_wb_biu.v] - Rev 867

Rev	Log message	Author	Age	Path
479	ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting.	julius	5093d 23h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v
477	ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts. Changed cache sizes of both instruction and data cache of reference design to 4kB each.	julius	5095d 23h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v
363	ORPSoC's RTL code fixed to pass linting by Verilator. ORPSoC's debug interface disabled for now in both RTL and System C top level. Profiled building of cycle-accurate model now done correctly.	julius	5220d 21h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	5222d 11h	/openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v
358	OR1200's reset now configurable as active high or active low. Thanks to patch from OpenCores contributor Kuoping. Updated OR1200 in ORPSoCv2 and OR1200 project.	julius	5222d 20h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_wb_biu.v
350	Adding new OR1200 processor to ORPSoCv2	julius	5225d 15h	/openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_wb_biu.v